

(1) "Design Meets Verification" for Real-Time Systems

Mani Swaminathan, University of Oldenburg

[Joint work with Ernst-Rüdiger Olderog]

- R1 Workpackage on "Structure and Hierarchy"
 - Interplay of 5 Structural Transformations for Extended Timed Automata (ETA)
- [ETA = Timed Automata + (shared) data]
- Example: Enhanced Fischer's Mutex for 2 CS
 - AVACS Phase 3 Paradigm: "Design Meets Verification"
- Separation
 - Layering (\vdash)
 - Flattening
 - Expansion
 - Timed Layering (\prec)

(2) The "Design meets Verification" Paradigm

- * Parallelism a main source of system complexity
 - interactions between system components & between system and environment.

- * Possible solution: reduce parallelism by Side-conditions & equivalences
 - [Structural Transformations] examining dependencies.
 - Sequential system much easier to verify!


- * "Design meets Verification": restructure system's design to simplify verification

- * Disjoint Parallelism: $A_1 \parallel A_2 \equiv_{p_0} A_1; A_2$ if $A_1 \nrightarrow A_2$
 - complex equivalence simple side-condition

- * Design meets Verification for real-time systems

[Extended Timed Automata: locations + clocks + shared data variables]

(3) Example: Fischer's Mutex for two Critical Sections



$$DF = \left(\begin{array}{c} A_1^* \\ \cup \\ A_2^* \end{array} \right) \parallel \left(\begin{array}{c} B_1^* \\ \cup \\ B_2^* \end{array} \right)$$

[Clocks x] CCS-style
 & y sync. [UPPERHAL]

A_1^* & A_2^* glued together at l_{0A} by \cup
 B_1^* & B_2^* glued together at l_{0B} by \cup
 A_1^* & B_1^* share i , $MX_1 = \square \neg (c_{2A} \wedge c_{1B})$
 A_2^* & B_2^* share j , $MX_2 = \square \neg (c_{2A} \wedge c_{2B})$
 $DMX = MX_1 \wedge MX_2$

(4) Separation of ETA: From \cup to \triangleright

Sep. Theorem: $A_1^* \cup A_2^* \equiv_r A_1^* \triangleright A_2^*$ if A_1^*, A_2^* memoryless at l_{oA}



not a congruence \swarrow \nwarrow same sets of reachable states
 w.r.t \parallel modulo location renaming



Memoryless at $l_{oA} \Rightarrow$ initial conditions established) $Inv(l_{oA})$
 upon (re-)entering l_{oA} $\left\{ \begin{array}{l} = Inv(l_{o1A}) \\ = Inv(l_{o2A}) \end{array} \right.$

Double Fischer however comprises of 11 instances of \cup !


Aim: Identify additional (syntactic) conditions while still enabling local ETA separation in a parallel context } preserving \equiv_r

(5) Independence (\mathcal{H}) in ETA

- Dependencies (\mathcal{G}) in ETA due to shared data, sync. actions, & clocks



- Synchronously evolving clocks \Rightarrow timing-induced dependencies!



x & y are synchronous $\Rightarrow e_A \sim e_B$
 So disjoint clocks & data & no sync. actions
 do not suffice for \mathcal{H} with global time

Proposed solution for TA P.O.R.
 [Bengtsson et al 98, & many others]
 $\frac{dx}{dt}$ indep. of $\frac{dy}{dt}$ \rightarrow - local time semantics!

(6) Wrapping an ETA [A] for \wedge with sync. clocks


X Local time semantics as in P.O.R introduces extra reference clocks for sync.

X UPPAAL most naturally supports globally sync. clocks

X Local time semantics not applicable to our case-study

But eliminating timing-induced \sim still desirable

✓ Solution: Wrap ETA to mimic local time with sync. clocks



→ Eliminates timing-induced dependencies
 $\text{Inv}(l'_0A) = \text{true}$ permits arbitrary idling at l'_0A

Thus $e_A \uparrow e_B$ in $[A] \parallel [B]$

So by wrapping ETA, \wedge reduces to a syntactic inspection of shared data & sync. actions

(F) Local Separation in a Parallel Context : \cup to \triangleright under Π

Separation

Theorem

with Π :

$$\left(\begin{array}{c} A_1^* \\ \cup \\ A_2^* \end{array} \right) \parallel \parallel \left(\begin{array}{c} B_1^* \\ \cup \\ B_2^* \end{array} \right) \equiv_{\gamma} \left(\begin{array}{c} A_1^* \\ \triangleright \\ A_2^* \end{array} \right) \parallel \parallel \left(\begin{array}{c} B_1^* \\ \triangleright \\ B_2^* \end{array} \right) \quad \text{when}$$

$$DF \equiv_{\gamma} SDF$$

(a) A_1^* , B_1^* , A_2^* , B_2^* are all memoryless at \log_A & \log_B

(b) A_2^* & B_2^* inherently wrapped : $[A_2^*] \equiv_{\gamma} A_2^*$, $[B_2^*] \equiv_{\gamma} B_2^*$


(c) $A_1^* \not\wedge B_2^*$ & $B_1^* \not\wedge A_2^*$ access only i

(d) $B_1^* \not\wedge A_2^*$ } In DF: A_2^* & B_2^* access only j

• Proof intuition : Memorylessness & $\not\wedge$ with wrapping permit re-ordering of executions so as to preserve \equiv_{γ}

• DF satisfies (a) - (d) & \equiv_{γ} preserves DMX

(8) Local Separation applied to Double Fischer



$$DF \equiv_{\gamma} SDF = \left(\begin{matrix} A_1^* \\ \Delta \\ A_2^* \end{matrix} \right) \parallel \left(\begin{matrix} B_1^* \\ \Delta \\ B_2^* \end{matrix} \right)$$

(9) Layering under \mathcal{A} with wrapping

Layering $(A_1^* \parallel B_1^*) \equiv_r \Rightarrow \equiv_L$

Theorem under \mathcal{A} $(A_2^* \parallel B_2^*) \equiv_L (A_1^* \parallel B_1^*) \equiv_r \Rightarrow \equiv_L$

SDF $(A_2^* \parallel B_2^*) \equiv_L (A_1^* \parallel B_1^*) \equiv_r \Rightarrow \equiv_L$

LDL $(A_2^* \parallel B_2^*) \text{ DMX} = \text{MX}_1 \wedge \text{MX}_2$

$L_1 = A_1^* \parallel B_1^*$ $L_2 = A_2^* \parallel B_2^*$

\equiv_L : location reachability properties that do not "cross layers"

(b) A_2^* & B_2^* inherently wrapped : $[A_2^*] \equiv_r A_2^*$, $[B_2^*] \equiv_r B_2^*$

(c) A_1^* \mathcal{A} B_2^* } In SDF: A_1^* & B_1^* access only ;



(d) B_1^* \mathcal{A} A_2^* } A_2^* & B_2^* access only ;

Proof intuition: \mathcal{A} with wrapping

permits re-ordering of executions so as to preserve \equiv_L

SDF satisfies (b) - (d) & \equiv_L preserves DMX

(10) Layering under \wedge applied to SDF




\triangleright between $(l01_A, l01_B)$ & $(l02_A, l02_B)$ $L_1 = A_1^* \wedge B_1^*$ $L_2 = A_2^* \wedge B_2^*$
 $SDF \equiv L$ $LDF = L_1 \triangleright L_2 \models ?$ $DMX = MX_1 \wedge MX_2$, preserved by $\equiv L$
 So it suffices to show $L_1 \models MX_1 \wedge L_2 \models MX_2$!

(11) Flattening ETA

Idea: Exploit memorylessness to remove superfluous edges
 - possibly eliminates cycles thro' memoryless locations

• $A^* \equiv_r A_{l_A}$ when A^* is memoryless at l_A [Flattening Thm]

• A_{l_A} obtained from A^* by removing those edges entering l_A having l_A as their target, while retaining syntactic reachability of l_A from l_{o_A} } \equiv_r w.r.t identity on locations



(12) Local Flattening in a Parallel Context

• \exists not a congruence w.r.t \parallel , so more conditions needed

• Flattening Thm under \parallel : $A^* \parallel B \equiv_{\text{loc}} A \parallel B$ if

(a) A^* memoryless at $A \ll_A$ \rightarrow completely syntactic ✓✓

(b) Each location of A^* is reachable from l_{o_A} w/o visiting l_A more than once, while B stays in l_{o_B}

(c) If a transition entering l_A enables a transition of B with target l_B , then each location of A^* is reachable from l_A w/o visiting l_A more than once, while B stays in l_B

} Local reachability checks on A^* with control fixed at l_{o_B} resp. l_B
- thus no resolution of \parallel
✓✓

(d) Each location of B is readable from l_{o_B} while A^* stays in $A \ll_A$ } B might involve multiple ETA
- Limited resolution of \parallel within a layer ✓ [3 or more CS]


(13) Local Flattening at Layer L_1

• $L_1 = A_1^* \parallel B_1^*$ Both A_1^* & B_1^* satisfy conditions



\equiv_{loc} (a), (b), (c), (d) for local flattening

• $FL_1 = A_1 \parallel B_1$ at $\underline{L_{01A}}, \underline{\tau_{1A}}, \underline{L_{01B}}, \underline{\tau_{1B}}$

• $\exists r \Rightarrow \equiv_{loc} \Rightarrow \equiv_L$, thus \equiv_{loc} preserves $M \times_1$



(14) Expansion of FL_1 ; $||$ into $+ \text{ and } ;$



$A_1 = A_{01}; A_{11}; A_{21}$ $B_1 = B_{01}; B_{11}; B_{21}$ [Step in \triangleright vs. merger in];

• ETA expansion: $A || B \equiv_r A; B + B; A$ [no ?! sync, A, B atomic]

• $FL_1 = A_1 || B_1 \equiv_r (A_{01}; A_{11}; A_{21}) + (B_{01}; B_{11}; B_{21}) + (A_{01} || B_{01}); [(A_{11}; A_{21}) || (B_{11}; B_{21})]$

(15) Satisfaction of MX_1 under Expansion of FL_1

• $FL_1 \equiv r A_1 + B_1 + (L_{01}; L_{1 \cap 21})$ where $L_{01} = (A_{01} || B_{01}, L_{1 \cap 21} = (A_{11}; A_{21}) || (B_{11}; B_{21})$

• So $FL_1 \models MX_1$ iff $A_1 \models MX_1 \wedge B_1 \wedge MX_1 \wedge (L_{01}; L_{1 \cap 21}) \models MX_1$


trivial

trivial

as MX_1 is contained

in $L_{1 \cap 21}$


• So $FL_1 \models MX_1$ iff $L_{1 \cap 21} \models MX_1$



• Layering under \wedge does not apply: $A_{11}, A_{21}, B_{11}, B_{21}$ all access i

(16) Timed Layering of $L_{1|n_{21}}$ under Precedence $<$

$\cdot L_{1|n_{21}} =$



x & y are sync., so B₂₁ can't start before A₁₁ finishes

A_{21} can't start before B₁₁ finishes

Precedence $<$ in a parallel context enforced by timing

$\equiv \Rightarrow$ equal sets of reachable states at each iteration depth

$\equiv \Rightarrow \equiv_r \Rightarrow \equiv_{loc} \Rightarrow \equiv_L$, thus good enough for MX_1

Timed Layering Theorem

$$L_{1|n_{21}} = \left(\begin{matrix} A_{11} \\ ; \\ A_{21} \end{matrix} \right) || \left(\begin{matrix} B_{11} \\ ; \\ B_{21} \end{matrix} \right) \equiv \left. \begin{matrix} (A_{11} || B_{11}) = L_{11} \\ ; \\ (A_{21} || B_{21}) = L_{21} \end{matrix} \right\} \begin{matrix} A_{11} < B_{21} \\ A_{11} < B_{21} \\ A_{21} < B_{21} \end{matrix}$$

(17) Preservation of DMX by Double Fischer

- $L_{11} \wedge_{21} \equiv (A_{11} \parallel B_{11}) = L_{11}$
- $(A_{21} \parallel B_{21}) = L_{21}$

by Timed Layering ,
 so $L_{11} \wedge_{21} \models MX_1$ iff
 $L_{11} \models MX_1 \wedge L_{21} \models MX_1$

trivial as MX_1 is contained within L_{21}

- Thus $L_1 = (A_1^* \parallel B_1^*) \models MX_1$
- Similarly, $L_2 = (A_2^* \parallel B_2^*) \models MX_2$

- Altogether, $DF = (A_1^* \parallel B_1^*) \parallel (A_2^* \parallel B_2^*) \equiv L_1 \Delta L_2 \models MX_1 \wedge MX_2$

(18) Summary

Compositions

Conditions

Equivalences

- Separation

\cup to \triangleright
under \parallel

Memoryless
& \wedge with
wrapping

====
====
====
 r

- Layering

\parallel domination
to \triangleright domination

\wedge with
wrapping

====
====
====
 L

- Flattening

Edge removal
under \parallel

Memoryless
& local reach. checks

====
====
====
 loc

- Expansion

\parallel to $+$ & $;$

Atomicity &
no action sync.

====
====
====
 r

- Timed Layering

\parallel domination
to $;$ domination

\prec

====
====

- $\equiv \Rightarrow \Rightarrow \equiv \Rightarrow \Rightarrow \equiv_r \Rightarrow \Rightarrow \equiv_{loc} \Rightarrow \Rightarrow \equiv_L$; Proofs exploit reordering

(19) Extensions and Perspectives

- * "Design meets Verification" by means of
5 Structural Transformations: Separation, Layering, Flattening, Expansion, Timed Layering for the model of Extended Timed Automata [real-valued clocks + shared data]
 - * Layering extended to probabilistic automata [with J.-P. Katoen] [randomized mutual exclusion]
 - * Layering extended to UML Sequence Diagrams [Weak & strict sequencing] [Univ. of Ottawa]
 - * Layering for (probabilistic) modal specifications [RWTH Aachen]
 - * Computational & Conceptual simplification of State-Space
 - * Shorter traces - easier debugging & diagnostics
- } "Design meets Verification"

(20) Other Related Work

- Separation studied by [Cohen'00] for Kleene Algebras
- Non-local Flattening for TA by [Comon & Jurski '99]
- Layering studied by [Elrad & Francez '82], [Janssen et al '90s]
- "TA with disjoint activity" studied by [Muniz, Westphal, Podelski '12]
- Fischer's mutex analysed using [Larsen, Steffen, Weise '96]
Timed Modal Specifications
- A form of non-local flattening applied to
Fischer's mutex [Mahdi, Westphal, Fränze, '14]

(21) Many thanks

- * to the funding agency (DFG),
 - * to the Autumn School Organizers, and
 - * for your interest and attention!
- Our results published in Formal Asp. Comp. ['12, '15]
-AVACS DB.