

(1) "Design Meets Verification" for Real-Time Systems

Notiztitel
30.09.2015

Mani Srivannan, University of Oldenburg


[Joint work with Ernst-Rüdiger Olderog]

- R1 Workpackage on "Structure and Hierarchy"
- Interplay of 5 structural Transformations
 - Separation
 - Layering (\uparrow)
 - Flattening
 - Expansion
 - Timed Layering (\leftarrow)
- for Extended Timed Automata (ETA)
 - [$\text{ETA} = \text{Timed Automata} + (\text{shared}) \text{ data}$]
 - Example: Enhanced Fischer's Mutex for 2 CS
 - AVACS Phase 3 Paradigm: "Design Meets Verification"

(2) The "Design meets Verification" Paradigm

- * Parallelism a main source of system complexity
 - interactions between system components & between system and environment.
- * Possible solution : reduce parallelism by examining dependencies.
 - [Structural Transformations]
 - Sequential system much easier to verify!
- * "Design meets Verification" : restructure system's design to simplify verification
- * Disjoint Parallelism : $A_1 \sqcap A_2 \equiv_{po} A_1 ; A_2$ if $A_1 \nparallel A_2$
 - complex equivalence simple side-condition
- * Design meets Verification for real-time systems
 - [Extended Timed Automata : locations + clocks + shared data variables]

(3) Example : Fischer's Mutex for two Critical Sections



$$DF = \left(\bigcup_{A_1^*} \right) \parallel \left(\bigcup_{B_1^*} \right)$$

*A₁
A₂*


*B₁
B₂*

ccs-style
[clocks x]
[UPPAAL]

A_1^* & A_2^* glued together at l_{oA} by \cup
 B_1^* & B_2^* glued together at l_{oB} by \cup
 A_1^* & B_1^* share i , $MX_1 = \square \neg (C1_A \wedge C1_B)$
 A_2^* & B_2^* share j , $MX_2 = \square \neg (C2_A \wedge C2_B)$

$$DMX = MX_1 \wedge MX_2$$

(4) Separation of ETA: From \cup to \triangleright



not a congruence $\not\sim$ ↗ same sets of reachable states
 w.r.t \parallel modulo location renaming

Memoryless at $l_{o_A} \Rightarrow$ initial conditions established
 upon (re-)entering l_{o_A}

$$\left. \begin{array}{l} = \text{Inv}(l_{o_A}) \\ = \text{Inv}(l_{o1A}) \\ = \text{Inv}(l_{o2A}) \end{array} \right\} = \text{Inv}(l_{o_A})$$

Double Fischer however comprises of \parallel instances of \cup !


Aim: Identify additional (syntactic) conditions } while still
 enabling local ETA separation in } preserving
 a parallel context

$$\left. \begin{array}{l} \parallel \\ \equiv_r \end{array} \right\}$$


(5) Independence (∇) in ETA

- Dependencies (∇) in ETA due to shared data, sync. actions, & clocks

- Independence (∇) as in partial order reduction




- Synchronously evolving clocks \Rightarrow timing-induced dependencies!



$\frac{dx}{dt}$ indep. of $\frac{dy}{dt} \rightarrow$ - Local time semantics!

(6) Wrapping an ETA [A] for \wedge with Sync. Clocks

- \times Local time semantics as in P.O.R introduces extra reference clocks for sync.
- \times UPPAAL most naturally supports globally sync. clocks
- \times Local time Semantics not applicable to our case-study
- But eliminating timing-induced ~ still desirable
 - ✓ Solution: Wrap ETA to mimic local time with sync. clocks



(7) Local Separation in a Parallel Context: U to \triangleright under 11

$$\begin{array}{c} \text{Separation} \\ \text{Theorem} \\ \text{with } 11 : \end{array} \quad \left(\bigcup_{A_1^*} A_1^* \right) \parallel \left(\bigcup_{B_1^*} B_1^* \right) = \tau \left(\begin{array}{c} A_1^* \\ \triangleright \\ A_2^* \end{array} \right) \parallel \left(\begin{array}{c} B_1^* \\ \triangleright \\ B_2^* \end{array} \right) \quad \text{when}$$

$$DF \equiv_r SDF$$

(a) A_1^* , B_1^* , A_2^* , B_2^* are all memoryless at $\lambda_0 A$ & $\lambda_0 B$


(b) A_2^* & B_2^* inherently wrapped: $[A_2^*] \equiv_r A_2^*$, $[B_2^*] \equiv_r B_2^*$

(c) $A_1^* \not\rightarrow B_2^*$ } In DF: $A_1^* \& B_1^*$ access only i

(d) $B_1^* \not\rightarrow A_2^*$ } $A_2^* \& B_2^*$ access only j

- Proof intuition: Memorylessness & $\not\rightarrow$ with wrapping permit re-ordering of executions so as to preserve \equiv_r
- DF satisfies (a)-(d) & \equiv_r preserves DMX

(8) Local Separation applied to Double Fischer



(9) Layering under \wedge with wrapping

$$\text{Layering } \left(A_1^* \right) \parallel \left(B_1^* \right) \equiv_{\wedge} \Rightarrow \equiv_L$$

Theorem under \wedge ($A_1^* \parallel A_2^*$) $\equiv_L (A_2^* \parallel B_2^*)$

SDF LDF $L_1 = A_1^* \parallel B_1^*$, $L_2 = A_2^* \parallel B_2^*$

$$M_X = M_X^1 \wedge M_X^2$$

\equiv_L : location reachability properties that do not "cross layers"

$$(b) A_2^* \& B_2^* \text{ inherently wrapped} : [A_2^*] \equiv_r A_2^*, [B_2^*] \equiv_r B_2^*$$

$$(c) A_1^* \wedge B_2^* \quad \left\{ \text{In SDF: } A_1^* \& B_1^* \text{ access only i} \right.$$


$$(d) B_1^* \wedge A_2^* \quad \left\{ \begin{array}{l} A_2^* \& B_2^* \text{ access only j} \\ \end{array} \right.$$

- Proof intuition: \wedge with wrapping

permits re-ordering of executions so as to preserve \equiv_L

SDF satisfies (b) - (d) & \equiv_L preserves DMX

(10) Layering under ∇ applied to SDF



▷ between (l_{01A}, l_{01B}) & (l_{02A}, l_{02B}) $L_1 = A_1^* \sqcap B_1^*$ $L_2 = A_2^* \sqcap B_2^*$

$SDF \equiv_L LDF = L_1 \triangleright L_2 \models ? DMX = MX_1 \wedge MX_2$, preserved by \equiv_L

So it suffices to show $L_1 \models MX_1 \wedge L_2 \models MX_2$!


(11) Flattening ETA

Idea: Exploit memorylessness to remove superfluous edges

- possibly eliminates cycles thro' memoryless locations

- $A^* \equiv_r A_{\lambda_A}$ when A^* is memoryless at λ_A [Flattening Thm]

- A_{λ_A} obtained from A^* by removing those edges entering λ_A having λ_A as their target, while retaining identity of λ_A from λ_{OA} on locations





(12) Local Flattening in a Parallel context

- \equiv_{τ} not a congruence wrt \parallel , so more conditions needed
 - Flattening Thm under \parallel : $A^* \parallel B \equiv_{loc} A_A \parallel B$ if
 - (a) A^* memoryless at λ_A \rightarrow completely syntactic ✓✓✓
 - (b) Each location of A^* is reachable from λ_A
w/o visiting λ_A more than once,
while B stays in λ_B
 - Local reachability checks on A^* with control fixed
 - at λ_B resp. λ_B
 - (c) If a transition entering λ_A enables a transition of B with target λ_B , then each location of A^* is reachable from λ_A w/o visiting λ_A more than once,
while B stays in λ_B
 - thus no resolution of \parallel
 - (d) Each location of B is reachable from λ_B
 while A^* stays in λ_A
 - B might involve multiple ETA
 - Limited resolution of \parallel within a layer
- [3 or more CS]



(13) Local Flattening at Layer L_1

- $L_1 = A_1^* \sqcup B_1^*$ Both A_1^* & B_1^* satisfy conditions
 \equiv_{loc} (a), (b), (c), (d) for local flattening
- $F_{L_1} = A_1 \sqcup B_1$ at $\underline{\lambda_{01A}}, \underline{\tau_{1A}}, \underline{\lambda_{01B}}, \underline{\tau_{1B}}$

$\equiv_r \Rightarrow \equiv_{loc} \Rightarrow \equiv_L$, thus \equiv_{loc} preserves M_X ,





$$L_1 = A_1^* \sqcup B_1^*$$



$$F_{L_1} = A_1 \sqcup B_1$$

(14) Expansion of \mathbb{FL}_1 : \parallel into + and ;





- $A_1 = A_{01} ; A_{11} ; A_{21}$ $B_1 = B_{01} ; B_{11} ; B_{21}$ [Step in \triangleright vs merger in ;]
- ETA Expansion : $A \parallel B \equiv A ; B + B ; A$ [no ?! sync, A, B atomic]
- $\mathbb{FL}_1 = A_1 \parallel B_1 \equiv (A_{01} ; A_{11} ; A_{21}) + (B_{01} ; B_{11} ; B_{21}) + (A_{01} \parallel B_{01}) ; [(A_{11} ; A_{21}) \parallel (B_{11} ; B_{21})]$

(1.5) Satisfaction of M_{X_1} under expansion of \mathcal{FL}_1

- $\mathcal{FL}_1 \equiv_{\mathcal{R}} A_1 + B_1 + (L_{01}; L_{11\cap 21})$ where $L_{01} = A_{01} \parallel B_{01}$ $L_{11\cap 21} = (A_{11}; A_{21}) \parallel (B_{11}; B_{21})$
 - So $\mathcal{FL}_1 \models M_{X_1}$ iff $A_1 \models M_{X_1} \wedge B_1 \models M_{X_1} \wedge (L_{01}; L_{11\cap 21}) \models M_{X_1}$
- ↓
trivial trivial
- as M_{X_1} is contained in $L_{11\cap 21}$
- So $\mathcal{FL}_1 \models M_{X_1}$ iff $L_{11\cap 21} \models M_{X_1}$
- $L_{11\cap 21} =$
-
- $L_{11\cap 21} =$
- $L_{A_{11}}$ $L_{A_{21}}$
- $L_{B_{11}}$ $L_{B_{21}}$

(16) Timed Layering of $L_{1,2,1}$ under Precedence \prec



- x & y are sync., so B_{21} can't start before A_{11} finishes } $A_{11} \prec B_{21}$
- Precedence \prec in a parallel context enforced by timing
- $\equiv \Rightarrow$ equal sets of reachable states at each iteration depth
- $\equiv \Rightarrow \equiv_r \Rightarrow \equiv_{loc} \Rightarrow \equiv_L$, thus good enough for MX₁

$$\begin{aligned} \text{Timed Layering } L_{1,2,1} = & \left(\begin{array}{c} A_{11} \\ ; \\ A_{21} \end{array} \right) \parallel \left(\begin{array}{c} B_{11} \\ ; \\ B_{21} \end{array} \right) = \\ & \left(\begin{array}{c} (A_{11}, B_{11}) = L_{11} \\ ; \\ (A_{21}, B_{21}) = L_{21} \end{array} \right) = L_{21} \cup B_{11} \prec A_{21} \end{aligned}$$

(17) Preservation of DMX by Double Fischer

- $L_{11 \sim 21} \equiv (A_{11} \parallel B_{11}) = L_{11}$ } by Timed Layering ,
 $; ;$
 $(A_{21} \parallel B_{21}) = L_{21}$ } so $L_{11 \sim 21} \models \text{MX}_1$ iff
 $L_{11} \models \text{MX}_1 \wedge L_{21} \models \text{MX}_1$

trivial as MX_1 is contained within L_{21}
- Thus $L_1 = (A_1^* \parallel B_1^*) \models \text{MX}_1$
- Similarly, $L_2 = (A_2^* \parallel B_2^*) \models \text{MX}_2$
- Altogether, $\text{DF} = \frac{\models}{\text{DMX}} \left(\begin{array}{c} A_1^* \\ \cup \\ A_2^* \end{array} \right) \parallel \left(\begin{array}{c} B_1^* \\ \cup \\ B_2^* \end{array} \right) = L \Rightarrow L_1 \models \text{MX}_1 \wedge L_2 \models \text{MX}_2$

(18) Summary

<u>Compositions</u>	<u>Conditions</u>	<u>Equivalences</u>
Separation	\sqcup to \triangleright under \sqcap	\equiv \vdash
Layering	\sqcap domination to \triangleright domination	\vdash with wrapping
Flattening	Edge removal under \sqcap	\equiv \vdash \sqsubseteq
Expansion	\sqcap to $+ \& ;$ Atomicity & no action sync.	\equiv \vdash \sqsubseteq
Timed Layering	\sqcap domination to ; domination	\vdash \equiv \vdash
$\equiv \Rightarrow \equiv \Rightarrow \equiv_r \Rightarrow \equiv_L$	Proofs exploit reordering	

(19) Extensions and Perspectives

- * "Design meets Verification" by means of
 - 5 Structural Transformations : Separation, Layering, Flattening, Expansion, Timed Layering for the model
 - of Extended Timed Automata [real-valued clocks + shared data]
- * Layering extended to probabilistic automata [with J.-P. Katoen]
 - [randomized mutual exclusion]
- * Layering extended to UML sequence Diagrams
 - [Weak & strict sequencing] [Univ. of Ottawa]
- * Layering for (probabilistic) modal specifications [RWTH Aachen]
- * Computational & Conceptual simplification
 - of state-space

} "Design
meets
Verification"
- * Shorter traces - easier debugging & diagnostics

(20) Other Related Work

- Separation studied by [Cohen '00] for Kleene Algebras
- Non-local Flattening for TA by [Comon & Jurski '99]
- Layering studied by [Elrad & Francez '82], [Janssen et al '90s]
- "TA with disjoint activity" studied by [Mumtaz, Westphal, Podelski '12]
- Fischer's mutex analysed using [Larsen, Steffen, Weise '96]
Timed Modal Specifications
- A form of non-local flattening applied to
Fischer's mutex [Mahdi, Westphal, Fränze, '14]

(2.1) Many thanks

- Our results published in Formal Asp. Comp. [^{’12, ’15}]
- AVACS DB.
- to the funding agency (DFG),
- to the Autumn School organizers, and
- for your interest and attention!